

# 1/f Noise Characteristics of MoS<sub>2</sub> Thin-Film Transistors: Comparison of Single and Multilayer Structures

Sergey L. Rumyantsev, Chenglong Jiang, Rameez Samnakay, *Student Member, IEEE*, Michael S. Shur, *Life Fellow, IEEE*, and Alexander A. Balandin, *Fellow, IEEE*

**Abstract**—We report on the transport and low-frequency noise measurements of MoS<sub>2</sub> thin-film transistors (TFTs) with thin (2–3 atomic layers) and thick (15–18 atomic layers) channels. The back-gated transistors made with the relatively thick MoS<sub>2</sub> channels have advantages of the higher electron mobility and lower noise level. The normalized noise spectral density of the low-frequency 1/f noise in thick MoS<sub>2</sub> transistors is of the same level as that in graphene. The MoS<sub>2</sub> transistors with the atomically thin channels have substantially higher noise levels. It was established that, unlike in graphene devices, the noise characteristics of MoS<sub>2</sub> transistors with thick channels (15–18 atomic planes) could be described by the McWhorter model. Our results indicate that the channel thickness optimization is crucial for practical applications of MoS<sub>2</sub> TFTs.

**Index Terms**—MoS<sub>2</sub> thin-film transistor, noise, graphene.

## I. INTRODUCTION

A TOMICALLY thin two-dimensional (2D) materials – also referred to as *van der Waals* materials – are attracting attention for electronic, sensing and optical applications. So far, the most explored materials among them are graphene and one to several atomic layers MoS<sub>2</sub> [1]–[3]. While single-layer graphene is a zero band gap material, single-layer MoS<sub>2</sub> shows a direct band gap of  $E_g \sim 1.9$  eV. As the number of layers increases, the band gap of MoS<sub>2</sub> decreases until it reaches its bulk value of 1.3 eV [2], [3].

Manuscript received February 19, 2015; revised March 9, 2015; accepted March 9, 2015. Date of publication March 12, 2015; date of current version April 22, 2015. The work of A. A. Balandin was supported in part by the Semiconductor Research Corporation, Durham, NC, USA, and by the Defense Advanced Research Project Agency within the Semiconductor Technology Advanced Research Network through the Center for Function Accelerated nanoMaterial Engineering. The work of A. A. Balandin was also supported by the National Science Foundation (NSF) through the Project Graphene Circuits for Analog, Mixed-Signal, and RF Applications under Grant NSF CCF-1217382. The work was also supported in part by the Russian Foundation for Basic Research. The work of S. L. Rumyantsev and M. S. Shur was supported by NSF through the EAGER Program. The review of this letter was arranged by Editor E. A. Gutiérrez-D.

S. L. Rumyantsev is with the Department of Electrical, Computer, and Systems Engineering, Rensselaer Polytechnic Institute, Troy, NY 12180 USA, and also with the Ioffe Physical-Technical Institute of the Russian Academy of Sciences, St. Petersburg 194021, Russia (e-mail: roumis2@rpi.edu).

C. Jiang, R. Samnakay, and A. A. Balandin are with the Nano-Device Laboratory, Department of Electrical and Computer Engineering, Phonon Optimized Engineered Materials Center, Materials Science and Engineering Program, University of California-Riverside, Riverside, CA 92521 USA.

M. S. Shur is with the Department of Electrical, Computer, and Systems Engineering, Rensselaer Polytechnic Institute, Troy, NY 12180 USA.

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2015.2412536

With the exception of single-layer, thin films of MoS<sub>2</sub> of all other thicknesses, including bulk, are indirect band gap semiconductors. A relatively large band gap of atomic layers of MoS<sub>2</sub> is one of its main advantages over graphene, since it makes MoS<sub>2</sub> suitable for transistor applications. Unlike graphene devices, MoS<sub>2</sub> thin-film transistors (TFTs) demonstrate very high on-off ratios of up to  $10^8$  [1]–[3]. A relatively high mobility of up to a few hundreds of cm<sup>2</sup>/Vs and high thermal conductivity of MoS<sub>2</sub> thin films [4] might make MoS<sub>2</sub> transistors competitive with  $\alpha$ -Si and poly-Si TFTs.

An interesting feature of the 2D materials is the dependence of their properties on the number of the atomic layers. A proper selection of the thickness, i.e. number of atomic layers in MoS<sub>2</sub> films for specific device applications is one of the important issues in the development of the *van der Waals* materials technology. Compared to graphene and single layer MoS<sub>2</sub> devices, the multilayer MoS<sub>2</sub> TFTs have a higher stability, lesser sensitivity to the environment and higher electron mobility. In particular, as shown in [5], the electron mobility in MoS<sub>2</sub> films has maximum at thickness H=10 nm, which corresponds to approximately 15–16 layers of the material.

An important parameter for electronics and sensing applications of transistors is the level of the low-frequency electronic noise. In various types of sensors, the low frequency noise sets the sensitivity and selectivity limits. For high-frequency communication applications, the low-frequency noise is up converted to the phase noise, thus limiting the performance of every microwave and terahertz device. The studies of the low-frequency noise in MoS<sub>2</sub> transistors have already been reported in a number of publications [6]–[12]. The experimental results have been interpreted in the framework of either McWhorter number-of-carriers model [6]–[8], unified model incorporating carrier-number fluctuation and correlated mobility fluctuations, [9], [10] or expressed using the empirical Hooge formula [11]. In the majority of these publications, it was found that the normalized noise spectral density of the drain current,  $S_I/I^2$ , significantly decreased with the increasing gate voltage,  $V_g$ . One exception was the data presented in [12] showing a relatively weak gate voltage dependence with the maximum at a certain gate voltage (similar to such a dependence often found in graphene).

The decrease of the noise spectral density of the drain current with the gate voltage in MoS<sub>2</sub> TFT is similar to that for conventional Si metal-oxide-semiconductor field-effect




Fig. 1. Transfer current-voltage characteristics of graphene devices, MoS<sub>2</sub> TFT with “thick” channel (thickness H=15–18 atomic layers) and MoS<sub>2</sub> TFT with “thin” channel (H=2–3 atomic planes). The data for “thin” channel devices are shown for the pristine and aged devices. Inset shows scanning electron microscopy image of a typical MoS<sub>2</sub> TFT. The pseudo-colors are used for clarity: blue is MoS<sub>2</sub> channel while yellow is metal contacts.

transistors (MOSFETs). In conventional MOSFETs, in the majority of cases, the low-frequency noise complies with the McWhorter model [13], which predicts the decrease of S<sub>I</sub>/I<sup>2</sup> as 1/(V<sub>g</sub>-V<sub>t</sub>)<sup>2</sup>, where V<sub>t</sub> is the threshold voltage. This makes the noise properties of MoS<sub>2</sub> TFT qualitatively similar to those in MOSFETs and different from those in graphene devices. Typically, the noise in graphene transistors only weakly depends on the gate voltage [14], [15] being within the range S<sub>I</sub>/I<sup>2</sup> × A = 10<sup>-8</sup> – 10<sup>-7</sup> μm<sup>2</sup>/Hz (A is the channel area) [15]. In comparison, in Si MOSFETs noise changes by many orders of magnitude decreasing with the gate voltages as S<sub>I</sub>/I<sup>2</sup> ∼ 1/(V<sub>g</sub>-V<sub>t</sub>)<sup>2</sup>, in accordance with the McWhorter model.

In the present work, we report on the low-frequency noise in “thin” (2–3 layers) and “thick” (15–18 layers) back-gated MoS<sub>2</sub> TFTs. The focus of this study is the comparison of the noise levels in these two types of MoS<sub>2</sub> TFTs with noise data published for back-gated graphene devices. Thin films of MoS<sub>2</sub> were prepared by a standard exfoliation method and placed on Si/SiO<sub>2</sub> substrates. Details of material preparation can be found in [17] and references therein. The thickness and quality of thin films were determined with the atomic force microscopy (AFM) and micro-Raman spectroscopy. The drain and source Ti/Au (10-nm/100-nm) contacts were fabricated using the electron-beam lithography (LEO SUPRA 55) for patterning of the source and drain electrodes and the electron-beam evaporation (Temescal BJD-1800) for metal deposition. The heavily doped Si/SiO<sub>2</sub> wafer served as a back gate. The channel length, L, and width, W, varied within the range from 1.3 μm to 6 μm. The inset in Fig. 1 shows a schematic and scanning electron microscopy (SEM) image of a typical fabricated MoS<sub>2</sub> TFT.

Figure 1 presents the transfer current-voltage characteristics of MoS<sub>2</sub> TFTs with different channel thicknesses. The lateral

dimensions of all examined devices are similar. The characteristics for graphene devices are also shown for the comparison. Some specific advantages and disadvantages of these three systems are already seen from these current-voltage characteristics. While graphene device are characterized by a small on-off ratio, I<sub>on</sub>/I<sub>off</sub>, the MoS<sub>2</sub> TFTs demonstrate I<sub>on</sub>/I<sub>off</sub> > 10<sup>5</sup>. Graphene devices have substantially higher current levels than the “thin” (2–3 layers) MoS<sub>2</sub> TFTs owing to a much higher carriers mobility in graphene. The drain current in the “thick” (15–18 layers) MoS<sub>2</sub> TFTs is higher than that in “thin” MoS<sub>2</sub> TFTs and approaches the typical values for graphene devices. The subthreshold voltage slope in the “thick” MoS<sub>2</sub> TFTs is smaller than that in the “thin” MoS<sub>2</sub> TFTs, i.e. a higher gate voltage swing is required to switch the “thick” MoS<sub>2</sub> TFTs.

Plotting the drain-to-source resistance, R<sub>ds</sub>, vs. 1/(V<sub>g</sub>-V<sub>t</sub>), and extrapolating this dependence to zero yielded the estimate for the total contact resistance, which is negligible for the “thick” MoS<sub>2</sub> devices compared to the channel resistance.

The field-effect mobility,  $\mu_{FE}$ , in TFTs was calculated as

$$\mu_{FE} = \frac{g_m L}{C_{ox} V_d W}. \quad (1)$$

Here,  $g_m$  is the transconductance,  $C_{ox} = \epsilon_0 \epsilon_r / d = 1.15 \times 10^{-4}$  (F/m<sup>2</sup>) is the oxide capacitance,  $\epsilon_0$  is the dielectric permittivity of free space,  $\epsilon_r$  is the dielectric constant, and  $d$  is the oxide thickness. We used  $\epsilon_r = 3.9$  and  $d = 300$  nm for the SiO<sub>2</sub> layer. We found the field-effect mobility within the range  $\mu_{FE} = 0.5 – 8$  cm<sup>2</sup>/Vs for “thin” MoS<sub>2</sub> devices (thickness H = 2–3 atomic layers) and  $\mu_{FE} = 20 – 80$  cm<sup>2</sup>/Vs for “thick” MoS<sub>2</sub> devices (H = 15–18 atomic layers). The fact that the mobility in “thick” MoS<sub>2</sub> TFTs is on the order of magnitude higher than that in “thin” devices is in agreement with the results reported in Ref. [5]. Overall, the mobility values in our “thin” and “thick” MoS<sub>2</sub> TFTs are typical for such back-gated devices and in agreement with the previously reported values [5].

The low-frequency noise was measured under ambient conditions at room temperature (RT) in the linear regime at the drain voltage V<sub>d</sub> = 50 – 100 mV. The low-frequency noise was of the 1/f<sup>α</sup> type without any generation-recombination bulges. The extracted exponent is  $\alpha = 0.75 – 1.25$ . Figure 2 compares the gate-voltage dependence of 1/f noise spectral density normalized to the device area for four types of devices: “thin” MoS<sub>2</sub> TFTs (H=2–3 atomic layers), “thick” MoS<sub>2</sub> TFTs (H=15–18 atomic layers), single layer graphene field-effect transistors (FETs), and thick layer graphene. As seen, “thick” MoS<sub>2</sub> TFTs have smaller noise levels, comparable to that in graphene devices. While at small gate voltage, the noise levels in “thin” and “thick” MoS<sub>2</sub> films are comparable, at (V<sub>g</sub>-V<sub>t</sub>) > 10 V, the noise level in “thick” MoS<sub>2</sub> films is much smaller. We attribute the noise increase in “thin” MoS<sub>2</sub> films with the gate voltage to the contribution of the contact noise and effects of the fast aging of these devices. The technology of contacts fabrication to MoS<sub>2</sub> is still under development and contact resistance to 1–3 layer material is usually not negligible [18]. As a result, contribution of contacts to noise can be quite large and this contribution increases




Fig. 2. Right panel: Comparison of the noise spectral density versus gate voltage dependences for MoS<sub>2</sub> TFTs with “thick” channel ( $H = 15\text{--}18$  atomic layers), MoS<sub>2</sub> TFTs with “thin” channel ( $H = 2\text{--}3$  atomic planes), single and bi-layer graphene devices (SLG, BLG), and multi-layer graphene devices. The data for graphene devices are taken from Ref. [15], [16]. Black diamond symbols show the data for as fabricated “thin” MoS<sub>2</sub> transistor. Other symbols for “thin” MoS<sub>2</sub> represent noise data for several devices with different stages of aging ranging from 2 days to several weeks. The “thick” channel transistors demonstrated good stability in current voltage characteristics and noise behavior over at least one month. The data for three TFTs are shown. Left panel: noise ranges for the studied devices.

with the channel resistance decrease, i.e. with the gate voltage increase (see [6], for example.). Transistors with thicker MoS<sub>2</sub> channel usually suffer less from high contact resistance. This is probably due to the smaller channel sheet resistance and higher contact transfer length [19]. Faster aging of “thin” MoS<sub>2</sub> films is probably due to its ultimate surface to volume ratio.

The McWhorter model allows estimating the trap density responsible for the low-frequency noise [13] from the drain current fluctuation density,  $S_I/I^2$ , or from the equivalent voltage fluctuations,  $S_V = S_I/g_m^2$ , where  $g_m$  is the transconductance. In the latter case, the trap density can be estimated as

$$N_t = S_V \frac{\gamma f W L C_{ox}^2}{k T q^2}, \quad (2)$$

where  $k$  is the Boltzmann constant,  $T$  is absolute temperature,  $\gamma$  is the tunneling parameter conventionally assumed to be  $\gamma = 10^8 \text{ cm}^{-1}$ , and  $N_t$  is the trap density. The advantage of using this approach in comparison with the trap density estimation from the drain current fluctuations is that it is independent of the threshold voltage,  $V_t$ , which can have high uncertainty in some cases. Our estimate for the TFTs with the “thick” MoS<sub>2</sub> channel yields  $N_t \approx 10^{18} \text{ cm}^{-3}\text{eV}^{-1}$  (for the smallest noise device with the characteristics shown in Fig.2). This value is about one order-of-magnitude smaller than that for as fabricated MoS<sub>2</sub> TFTs with  $H = 3$  atomic planes described in Ref. [6]. However the absolute value of the trap density extracted is still higher than that for Si MOSFETs with high quality SiO<sub>2</sub>. This is probably due to the specific

technology of the MoS<sub>2</sub> exfoliation and deposition. On the other hand extracted trap density is within the limit found for conventional FETs with high-k dielectric [20].

The interface trap density for MoS<sub>2</sub> TFTs with the channels of a similar thickness was found to be  $N_{it} = (5.5\text{--}7.2) \times 10^{10} \text{ cm}^{-2}\text{eV}^{-1}$  [8]. An estimate of the interface trap density depends on the estimation of the characteristic tunneling depth in SiO<sub>2</sub>. Using the same approach as in [8], we obtain  $N_{it} \approx 10^{10} \text{ cm}^{-2}\text{eV}^{-1}$ , which is only slightly smaller than the value in [8].

## REFERENCES

- [1] A. K. Geim and I. V. Grigorieva, “Van der Waals heterostructures,” *Nature*, vol. 499, no. 7459, pp. 419–425, Jul. 2013.
- [2] R. Ganatra and Q. Zhang, “Few-layer MoS<sub>2</sub>: A promising layered semiconductor,” *ACS Nano*, vol. 8, no. 5, pp. 4074–4099, Mar. 2014.
- [3] M. Xu *et al.*, “Graphene-like two-dimensional materials,” *Chem. Rev.*, vol. 113, no. 5, pp. 3766–3798, Jan. 2013.
- [4] R. Yan *et al.*, “Thermal conductivity of monolayer molybdenum disulfide obtained from temperature-dependent Raman spectroscopy,” *ACS Nano*, vol. 8, no. 1, pp. 986–993, Dec. 2013.
- [5] S. Das *et al.*, “High performance multilayer MoS<sub>2</sub> transistors with scandium contacts,” *Nano Lett.*, vol. 13, no. 1, pp. 100–105, Dec. 2013.
- [6] J. Renteria *et al.*, “Low-frequency 1/f noise in MoS<sub>2</sub> transistors: Relative contributions of the channel and contacts,” *Appl. Phys. Lett.*, vol. 104, no. 15, pp. 153104-1–153104-5, Apr. 2014.
- [7] S. Ghatak *et al.*, “Microscopic origin of low frequency noise in MoS<sub>2</sub> field-effect transistors,” *APL Mater.*, vol. 2, no. 9, pp. 092515-1–092515-7, Sep. 2014.
- [8] J. Na *et al.*, “Low-frequency noise in multilayer MoS<sub>2</sub> field-effect transistors: The effect of high-k passivation,” *Nanoscale*, vol. 6, no. 1, pp. 433–441, Oct. 2014.
- [9] D. Sharma *et al.*, “Electrical transport and low-frequency noise in chemical vapor deposited single-layer MoS<sub>2</sub> devices,” *Nanotechnology*, vol. 25, no. 15, pp. 155702-1–155702-7, Mar. 2014.
- [10] H.-J. Kwon *et al.*, “Analysis of flicker noise in two-dimensional multilayer MoS<sub>2</sub> transistors,” *Appl. Phys. Lett.*, vol. 104, no. 8, pp. 083110-1–083110-4, Feb. 2014.
- [11] V. K. Sangwan *et al.*, “Low-frequency electronic noise in single-layer MoS<sub>2</sub> transistors,” *Nano Lett.*, vol. 13, no. 9, pp. 4351–4355, Aug. 2013.
- [12] X. Xie *et al.*, “Low-frequency noise in bilayer MoS<sub>2</sub> transistor,” *ACS Nano*, vol. 8, no. 6, pp. 5633–5640, Apr. 2014.
- [13] A. L. McWhorter, “1/f noise and germanium surface properties,” in *Semiconductor Surface Physics*, R. H. Kingston, Ed. Philadelphia, PA, USA: Univ. Pennsylvania Press, 1957, pp. 207–228.
- [14] A. A. Balandin, “Low-frequency 1/f noise in graphene devices,” *Nature Nanotechnol.*, vol. 8, no. 8, pp. 549–555, Aug. 2013.
- [15] S. Rumyantsev *et al.*, “Electrical and noise characteristics of graphene field-effect transistors: Ambient effects, noise sources and physical mechanisms,” *J. Phys.: Condens. Matter*, vol. 22, no. 39, pp. 395302-1–395302-7, Sep. 2010.
- [16] G. Liu *et al.*, “Origin of 1/f noise in graphene multilayers: Surface vs. volume,” *Appl. Phys. Lett.*, vol. 102, no. 9, pp. 093111-1–093111-5, Mar. 2013.
- [17] C. Jiang *et al.*, “High-temperature performance of MoS<sub>2</sub> thin-film transistors: Direct current and pulse current-voltage characteristics,” *J. Appl. Phys.*, vol. 117, no. 6, pp. 064301-1–064301-8, Feb. 2015.
- [18] Y. Du *et al.*, “Contact research strategy for emerging molybdenum disulfide and other two-dimensional field-effect transistors,” *APL Mater.*, vol. 2, no. 9, pp. 092510-1–092510-10, Aug. 2014.
- [19] M. Shur, *Physics of Semiconductor Devices*. Upper Saddle River, NJ, USA: Prentice-Hall, 1990.
- [20] E. Simoen *et al.*, “On the oxide trap density and profiles of 1-nm EOT metal-gate last CMOS transistors assessed by low-frequency noise,” *IEEE Trans. Electron Devices*, vol. 60, no. 11, pp. 3849–3855, Nov. 2013.